Design of novel high speed parallel prefix adder
نویسندگان
چکیده
Adders are crucial logical building blocks found almost in all the modern electronic system designs. In adder architecture design, fundamental issue is propagation latency carry chain. As length of input operands increases, chain along with it. Parallel prefix adders, which address problem most efficient topologies for hardware implementation. However, delay reduction still could be achieved very high speed applications. Hence, this paper design 16bit novel parallel proposed and compared against existing architectures. The simulation carried out using xilinx vivado field- programmable gate array (FPGA) Cadence® ASIC. results ASIC implementation demonstrate 17.8% while to sparse kogge-stone adder.
منابع مشابه
Design and Implementation of High Speed Parallel Prefix Ling Adder
Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are well-suited for VLSI implementations. In this paper, a novel framework is introduced, which allows the design of parallel-prefix Ling adders. The proposed approach saves one-logic level of implementation compared to the parallelprefix structures proposed for the traditional definition of carry look a...
متن کاملAn efficient model for design of 64 - bit High Speed Parallel Prefix VLSI adder
To make addition operations more efficient parallel prefix addition is a better method. In this paper 64-bit parallel prefix addition has been implemented with the help of cells like black cell and grey cell operations for carry generation and propagation. This process gives high speed computations with high fan-out and makes carry operations easier. Xilinx 14.1 vivado tool has been used for th...
متن کاملA Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing
Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circ...
متن کامل4 Parallel Prefix Adder
VLSI Integer adders find applications in Arithmetic and Logic Units (ALUs), microprocessors and memory addressing units. Speed of the adder often decides the minimum clock cycle time in a microprocessor. The need for a Parallel Prefix Adder (PPA) is that it is primarily fast when compared with a ripple carry adder. PPA is a family of adders derived from the commonly known carry look ahead adder...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Indonesian Journal of Electrical Engineering and Computer Science
سال: 2023
ISSN: ['2502-4752', '2502-4760']
DOI: https://doi.org/10.11591/ijeecs.v29.i3.pp1345-1354